SYSTEMC IMPLEMENTATION OF A RISC-BASEDPROCESSOR ARCHITECTURE

DESIGN AND IMPLEMENTATION OF A 16-BIT RISC-BASEDPROCESSOR ARCHITECTURE WITH SYSTEMC LANGUAGE
 Paperback
Print on Demand | Lieferzeit:3-5 Tage I

68,00 €*

Alle Preise inkl. MwSt. | zzgl. Versand
ISBN-13:
9783639130355
Einband:
Paperback
Seiten:
200
Autor:
Salih Zengin
Gewicht:
312 g
Format:
218x149x18 mm
Sprache:
Englisch
Beschreibung:

Increasing the complexity of the electronic systemsleads to electronic system level modeling concept
supporting hardware and software co-design and
co-verification environment in a single framework.
SystemC, an IEEE approved electronic design
standard for system design and verification
processes, provides such an environment by supporting
a wide range of abstraction levels from system-level
to register-transfer level. In this book, two
different models of a processor core, whose
instruction set architecture is compatible with
TI MSP430 microcontroller, are designed by
employing the classical hardware modeling capability
of the SystemC. With its well-designed orthogonal
instruction set, elegant addressing modes, useful
constant generators and flexible von-Neumann
architecture, 16-bit RISC-like processor of the
MSP430 microcontroller is an ideal selection for the
SoC designs. Instruction set and addressing modes of
the designed processors are simulated thoroughly.
Moreover, original CRC programs are used to verify
the processor cores. SystemC to
hardware flow is also illustrated by synthesizing the
ALU part of the processor into a Xilinx-based
hardware.