Low-Energy FPGAs - Architecture and Design
-36 %

Low-Energy FPGAs - Architecture and Design

 Book
Besorgungstitel| Lieferzeit:3-5 Tage I

Unser bisheriger Preis:ORGPRICE: 192,55 €

Jetzt 122,40 €*

Alle Preise inkl. MwSt. | ggf. zzgl. Versand
ISBN-13:
9780792374282
Einband:
Book
Erscheinungsdatum:
30.06.2001
Seiten:
196
Autor:
Varghese George
Gewicht:
461 g
Format:
235x155x16 mm
Sprache:
Englisch
Beschreibung:

Presents the results of a University of California at Berkeley project to improve the energy efficiency of field programmable gate arrays (FPGAs) for use as embedded components in configurable computing platforms. The authors first examine the impact of deep submicron technology on FPGA power dissipation, and develop a flexible implementation flow
Preface. 1. Introduction. 2. Power Dissipation in FPGas. 3. Exploration Environment. 4. Logic and Interconnect Architecture. 5. Circuit Techniques. 6. Configuration Energy. 7. Hardware Implementation. 8. Results. 9. Conclusion. Bibliography. Index.
Low-Energy FPGAs: Architecture and Design is a primary resource for both researchers and practicing engineers in the field of digital circuit design. The book addresses the energy consumption of Field-Programmable Gate Arrays (FPGAs). FPGAs are becoming popular as embedded components in computing platforms. The programmability of the FPGA can be used to customize implementations of functions on an application basis. This leads to performance gains, and enables reuse of expensive silicon. Chapter 1 provides an overview of digital circuit design and FPGAs. Chapter 2 looks at the implication of deep-submicron technology onFPGA power dissipation. Chapter 3 describes the exploration environment to guide and evaluate design decisions. Chapter 4 discusses the architectural optimization process to evaluate the trade-offs between the flexibility of the architecture, and the effect on the performance metrics. Chapter 5 reviews different circuit techniques to reduce the performance overhead of some of the dominant components. Chapter 6 shows methods to configure FPGAs to minimize the programming overhead. Chapter 7 addresses the physical realization of some of the critical components and the final implementation of a specific low-energy FPGA. Chapter 8 compares the prototype array to an equivalent commercial architecture.